We have used a two-dimensional drift-diffusion simulator, augmented by including accurate low-field mobility curves obtained by the Monte Carlo method, to study the operation of SiC MOSFETs both at room and high temperatures. A comparison with Si MOSFETs at room temperature is performed. Although drain current was higher in Si MOSFETs, SiC MOSFETs showed lower saturation conductance values. The dependence of the saturation velocity on the transverse electric field has been introduced in our simulations and its inclusion shown to be important to reliably model SiC MOSFET current and small-signal parameters. High-temperature correct operation of SiC MOSFETs has also been studied.
Introduction
Silicon carbide (SiC) has shown great potential for a variety of electronic applications ranging from microwave radar and communications to radiation hard circuitry, high-temperature sensing and high-power devices [1, 2] . Compared to silicon (Si), SiC offers several important advantages, including higher saturation velocity (which should mean device speed enhancement), higher thermal conductivity, lower leakage currents and the ability to withstand higher breakdown fields, leading to smaller drift regions and the possibility of using higher doping levels for lower specific on resistances [1] [2] [3] . Recent advances in crystal growth and thin-film epitaxy [4] have allowed the development of high-quality single crystals of different SiC polytypes, including β-SiC. Capacitance and conductance studies have revealed that good SiC/SiO 2 interface properties can be achieved with thermally grown oxides [5] . The fabrication of high-temperature metaloxide-semiconductor field-effect transistors (MOSFETs), junction field-effect transistors and metal-semiconductor field-effect transistors has already been demonstrated [6, 7] .
As a consequence of this interest, theoretical analyses and simulations on the electronic properties of SiC have begun to appear in the last few years [4, 8, 9] . Along these lines, some numerical simulations related to the electron transport properties of SiC inversion layers have been performed [5, 10, 11] . A detailed description of the inversion-layer quantization is essential to accurately obtain the low longitudinal electric field mobility in SiC MOSFETs [10] . The reduction of the inversioncharge centroid in SiC compared to Si enhances surface roughness and Coulomb scattering [10] . In addition, the relation between the longitudinal and transverse effective masses in SiC increases the inversion-charge fraction in the first primed subband (according to the widely used nomenclature described in [12] ). This fact increases the total conduction effective mass [13] . The increase in surface-roughness scattering, Coulomb scattering and the total conduction effective mass makes the low-field mobility in SiC MOSFETs lower than in standard Si MOSFETs in the entire transverse electric field range [11] .
The potential use of β-SiC MOSFETs instead of Si MOSFETs in harsh condition applications makes a comparison of these two types of device of interest. We have undertaken this comparison making use of SiC and Si MOSFETs with common technological features. This comparison has been performed at room temperature to make sure that both devices behave properly, although one of the main advantages of SiC is its accurate operation at high temperatures. For the comparison, we have used a two-dimensional (2D) drift-diffusion MOSFET simulator augmented by the mobility curves obtained by accurate Monte Carlo simulations. The dependence of the saturation velocity on the transverse effective field found previously in SiC MOSFETs has been introduced [10] . The influence of this dependence has been studied in order to assess the need to model this effect in future SiC device and circuit simulators.
Device simulation
We have used a quasi-2D MOSFET simulator where the drift-diffusion and Poisson and Schrödinger equations are solved self-consistently [14, 15] . An accurate low-field mobility model has been used. A Monte Carlo simulator including inversion-layer quantization, a comprehensive model for Coulomb scattering and a non-parabolic band model [15, 10] has been used to calculate these mobility curves. The reduction of electron velocity in the channel due to the onset of the saturation velocity transport regime has been taken into consideration by means of [16] 
There exists an important dependence of the saturation velocity, v sat , on the transverse effective field in the channel of SiC MOSFETs [10] , while this dependence is negligible in Si MOSFETs [17] . This dependence of the saturation velocity in SiC MOSFETs has been taken into account in some of our simulations. The β value used was 1.5. The effective masses, dielectric constant, bandgap and other physical constants of the β-SiC were the ones reported in [3, 8] .
Results and discussion
We have simulated mobility and I -V curves for Si and β-SiC MOSFETs at T = 300 K and T = 600 K. The technological characteristics of these devices were: N A = 10 16 cm −3 , T ox = 15 nm, L EFF = 5 µm and a typical interface charged layer of N it = 10 11 cm −2 [18, 19] . The mobility curves versus effective electric field for a Si (T = 300 K) and β-SiC (T = 300 K and T = 600 K) MOSFET are shown in figure 1. As can be seen, the Si mobility curve is higher than the β-SiC mobility curve at room temperature in the entire effective electric field range, and mostly at high and low effective fields where surface roughness and Coulomb scattering in β-SiC MOSFETs are more important than in Si MOSFETs due to the reduction of the inversion-charge centroid in the β-SiC devices [10] . The increase of the electron-phonon interaction at high temperature significantly reduces the mobility in β-SiC MOSFETs, as can be observed in figure 1.
Room-temperature operation
It has been observed that the inversion charge in the channel of a SiC MOSFET is higher than in a Si MOSFET for a common fixed gate-source voltage (V GS ). Therefore, the threshold voltage (V T ) is obviously lower in SiC MOSFETs for the substrate impurity concentration used here. However, there are some magnitudes that contribute to modifying the value of V T (bandgap, electron affinity, oxide width, substrate impurity concentration (N A ) etc). In order to assess the evolution of the threshold voltage in both materials as the substrate impurity concentration increases, we have plotted V T in Si (solid curve) and SiC (dashed 
where V FB is the flat-band voltage, φ F is the difference between the intrinsic Fermi level and the Fermi level in the quasi-neutral region in the substrate, V SB is the source-bulk voltage (assumed to be zero in our calculations), C ox is the oxide capacitance, S is the semiconductor permittivity and N A is the substrate impurity concentration. The first three terms on the right-hand side of equation (2) are lower in SiC than in Si because of the higher bandgap and electron affinity in this material. Nevertheless, as the substrate impurity concentration rises the last term on the right of equation (2), which is the contribution of the bulk depletion charge to the threshold voltage, increases. This increase is higher in SiC because the value of φ F is almost double that in Si, although the permittivity is 18% lower in SiC. This fact can be observed in figure 2(b) , where the first three terms on the righthand side of equation (2) are shown as curves and the last term as symbols. The contribution of the first terms remains approximately constant while the contribution of the bulk depletion charge term (last term) increases when N A > 10 16 cm −3 . The higher rise of the bulk depletion charge term in SiC makes the SiC MOSFET threshold voltage higher than in Si at N A = 2 × 10 17 cm −3 for T ox = 15 nm and N A = 7 × 10 17 cm −3 for T ox = 10 nm. The contribution of the higher concentration of the typical interface trapped charge N it = 10 11 cm −2 [18, 19] in the flat-band voltage and consequently in the threshold voltage is less than 0.2 V for T ox = 15 nm and even lower for thinner oxides. The major features of the evolution of the threshold voltage in both semiconductor materials are summarized in figure 2 .
We have simulated output curves for a SiC (dashed curve) and a Si (solid curve) MOSFET ( figure 3(a) ). A constant saturation velocity value was used in both cases, (Si). The value v sat = 1.7 × 10 7 cm s −1 corresponds to low and medium transverse electric fields in SiC at room temperature [10] . In order to isolate the contribution of the electron mobility to the channel conductivity, and therefore to the drain current, we have plotted the output curves for V GS − V T = 0.5, 1, 1.5, 2 V. The drain current has been channel-width (W) normalized throughout this work. As can be seen, the drain current is greater in Si MOSFETs. The difference is of the same order as that found in the lowfield mobility curves, as expected, taking into account that the inversion charge has been chosen to be approximately similar in both cases.
The channel conductance is shown in figure 3 (b) and figure 4 (logarithmic scale). As can be seen, the Si conductance curve is higher than the SiC curve in the linear region, due to the higher Si mobility. In addition, beyond the saturation point, Si MOSFETs show a saturation conductance higher than in SiC MOSFETs. In order to clarify this point we have performed the same output curve simulations for a common constant mobility value in both types of MOSFET. Also higher saturation conductances were found in Si MOSFETs than in SiC MOSFETs, which might be due to the lower SiC permittivity. We have also checked and confirmed this result by using another 2D drift-diffusion simulator, MEDICI [21] . We have plotted in figure 5 several output curves for a SiC MOSFET at room temperature calculated making use of MEDICI (solid curve) and our simulator (symbols) for the sake of comparison. As can be observed, there is a good agreement in the linear operation region; however, the curves separate in the saturation region. This is due to: (a) the importance of the quantization effects such as the shift of the inversion charge centroid from the Si-SiO 2 interface towards the substrate (not included in MEDICI) in this operation region, as was previously reported [17] ; (b) the differences caused by the different mobility models used in our simulator (an accurate dependence of the channel mobility on the transverse electric field, calculated by Monte Carlo simulations) and in MEDICI (where we have assumed an average mobility value along the channel) are also significant in order to explain the separation of the output curves in figure 5 . This last reason is important mainly in the saturation operation region and for the highest gate-source voltages where the distribution of the transverse electric field along the channel varies more than in the linear region. Transfer characteristics (drain current versus gate-source voltage) have been plotted in figure 6 (a) for a β-SiC (dashed curve) and a Si (solid curve) MOSFET at room temperature for V DS = 1, 1.5, 2, 2.5 V. As can be observed, the β-SiC MOSFET drain current curves are higher than the Si ones at low gate-source voltages due to the lower threshold voltage in β-SiC MOSFETs. In this respect, at these transverse electric field ranges, the contribution of the low- field mobility to the channel conductivity is less important than that due to the inversion charge. The gradient of the curves is also higher at low transverse electric fields, as can be seen in figure 6 (b), where the transconductance is shown for the same voltages. The maxima of the transconductance curves occur at higher gate-source voltages in Si MOSFETs due to their higher threshold voltage. We have introduced the dependence of the saturation velocity on the transverse electric field in equation (1), using the data reported in [10] for the SiC MOSFETs. In order to estimate the differences between output curves assuming a v sat constant and also a v sat dependent on the transverse electric field, we have simulated a set of curves for the same V GS − V T difference ( figure 7) . First, we have used long-channel MOSFETs (L EFF = 5 µm) and found no significant differences ( figure 7(a) ). In this case, we used many output curves to obtain a wide range of transverse electric fields; however, the long channel length chosen made the longitudinal electric fields low and the second term in the denominator of equation (1) negligible. We reduced the MOSFET channel length (L EFF = 0.5 µm) to induce longitudinal electric field distribution one order of magnitude higher along the channel. In this case, the output curves separate when a constant v sat = 1.7 × 10 7 cm s −1
(dashed curve) and a v sat dependent on the transverse electric field (solid line) is employed ( figure 7(b) ).
As can be seen, the higher the gate-source voltage the higher the separation of the output curves. At low V GS − V T values the onset of the saturation regime due to the pinch off at the drain edge of the channel is produced at low V DS values. Therefore, the longitudinal electric field distribution in the MOSFET channel is low in this case and obviously the electron velocity is not saturated. No difference can therefore be seen in the I -V curves in figure 7(b) . At high V GS − V T values the onset of the saturation region is due to the saturation of the electron velocity in the channel. Hence, the different values chosen for the saturation velocities are important in the simulations performed, which is why significant differences between the output curves can be observed. In the latter case, the separation of the output curves increases at higher drain-source voltages due to the higher longitudinal fields produced along the channel.
The main conclusion that can be deduced from the facts given above is related to the need to include the saturationvelocity dependence on the transverse electric field in modelling the drain current of SiC MOSFETs operating at high gate-source and drain-source voltages. As is well known, these are the operating conditions connected with high-power electronics, which is one of the main areas of application of SiC-based circuits [1] [2] [3] .
Nevertheless, we have tried to fit the output curves corresponding to the saturation velocity dependent on the transverse electric field using a unique constant value for the saturation velocity. We obtained a reasonably good fit for v sat = 1.55 × 10 7 cm s −1 . This value corresponds to a transverse electric field of E EFF = 4.7 × 10 5 V cm −1 . Therefore, a constant saturation velocity could be used in this operation voltage range instead of a variable value, without introducing much error.
The conductance corresponding to the output curves in figure 7 (b) is plotted in figure 8 . As can be observed, the highest difference between the conductance curves shown neglecting and accounting for the dependence of the saturation velocity on the transverse electric field takes place at low drain-source voltages. Therefore, the dependence of the saturation velocity is also important at low drain voltages in relation to the modelling of this smallsignal parameter. 
High-temperature operation
The output curves for a β-SiC MOSFET at T = 300 K and T = 600 K are shown in figure 9 (a). The threshold voltage variation at high temperature was not significant, so the same V GS −V T differences were used in the simulations. As can be seen, the reduction of the drain current and the channel conductance ( figure 9(b) ) is approximately proportional to the reduction of the channel mobility shown previously (figure 1). In this respect, the high-temperature operation of these devices is good considering that at these temperatures the confinement of the electron gas in the surface potential well in Si MOSFETs is lost, the inversion-charge centroid rises three orders of magnitude and the operation of Si MOSFETs at high temperatures is not accurate. A lower value of the saturation velocity has been used in equation (1) . This value was obtained in Monte Carlo simulations at T = 600 K and low transverse electric fields [10] (v sat = 1.5 × 10 7 cm s −1 ).
This lower saturation velocity implies that the reduction of the channel mobility due to the onset of the saturation velocity transport regime at high longitudinal fields is more important than at room temperature. This is a plausible fact, taking into account that the energy relaxation at high fields is produced by electron-phonon scattering events and the phonon population rises at high temperature. The dependence of the saturation velocity has been considered although the corrections obtained in this case were lower than those at room temperature due to a smaller dependence of the saturation velocity on the transverse electric field [10] . The transfer characteristics of a β-SiC MOSFET at T = 300 K and T = 600 K have been plotted in figure 10 . The difference observed in the curves is proportional to the mobility reduction at high temperature in the over-threshold operation region. In addition, the gate voltage swing is obviously lower at low temperature in the subthreshold region.
Conclusions
We have compared the operation features of Si and SiC MOSFETs. To do so, we have used a 2D drift-diffusion simulator including accurate low longitudinal field mobility curves obtained by means of a Monte Carlo simulator. Higher drain currents, conductances and transconductances are obtained in Si MOSFETs due to their higher mobility; however, SiC MOSFETs showed lower saturation channel conductance values. It has been demonstrated that the inclusion of the dependence of the saturation velocity on the transverse electric field is important to accurately model both drain current and small-signal parameters. We have studied SiC MOSFET operation at T = 600 K. It was shown that SiC MOSFETs still operate as conventional MOSFETs, in contrast to Si MOSFETs, which are unable to shut off current conduction at high temperature.
